1SD110PJ1F43E1VG
IC FPGA 528 I/O 1760FBGA
Intel
1SD110PJ1F43E1VG
- Manufacturer
- Altera (Intel)
- Description
- IC FPGA 528 I/O 1760FBGA
- In stock
- 979 pcs new, original condition
- Datasheet
- 1SD110PJ1F43E1VG-datasheet.pdf
Enter a quantity of 1 or more.
Send An Inquiry
Tell us the quantity and the date you need it. A named buyer replies within one working day.
Device Specifications
Values as published by the manufacturer for this Altera (Intel) device. A parameter we have not verified against a sample is marked as such.
- Series
- Stratix® 10 DX
- Packaging
- Tray
- Part Status
- Active
- Programmable
- Not Verified
- Number of Logic Elements/Cells
- 1325000
- Total RAM Bits
- 112197632
- Number of I/O
- 528
- Voltage - Supply
- 0.87V ~ 0.97V
- Mounting Type
- Surface Mount
- Operating Temperature
- 0°C ~ 100°C (TJ)
- Package / Case
- 1760-BBGA, FCBGA
- Supplier Device Package
- 1760-FBGA (42.5x42.5)
Shipping And Delivery
Every parcel leaves with the documentation your broker and your receiving bay will ask for.
Service Levels
| Method | Best for |
|---|---|
| Express courier | Samples and line-down emergencies |
| Air freight | Bulk orders that still have a deadline |
| Sea freight | Large volumes where cost beats speed |
DHLFedExUPSTNT
What Travels With The Box
- Worldwide coverage, tracked door to door
- ESD bag or tray, plus moisture barrier where the package requires it
- Certificate of conformance and country-of-origin notes
- Commercial invoice prepared for your customs broker
Typical transit is 3 to 7 working days by express and 7 to 15 by consolidated air. Sea depends on the lane.
Payment Options
Agreed in writing before dispatch, on every order.
Bank Transfer (T/T)
The default route for production orders and for accounts we have traded with before. Full banking details are issued with the proforma invoice.
Card And PayPal
Available for sample and small-batch orders where settling the same day gets the parcel moving sooner.
Accepted For Settlement
T/TVisaMastercardPayPalDiscover
- Transaction handled over a secured channel
- Payment terms agreed in writing before dispatch
- Invoices issued in USD unless another currency is agreed
Quality Control On Every Lot
The same procedure runs on a single tray and on a full pallet, on every Altera (Intel) line we release.
Incoming Inspection
Marking, date code, lead finish and package condition compared against Altera's own reference material for the family.
Sample Testing
Counter samples run electrically. For a programmable device we add a full erase, programme and verify cycle before the lot is released.
Seal And Record
ESD packing, a final visual pass, and photographs filed against your order reference.
If Something Is Wrong, We Own It
Report a discrepancy inside the agreed inspection window and the remedy is a replacement from stock or a credit, whichever moves your build first. Inspection notes for this lot are available on request.
